A current-mode bipolar power detector based on a novel synthesis of translinear loop squarer/divider is presented. The circuits consist of a single multiple-output current controlled current differencing transconductance amplifier (MO-CCCDTA), two current controlled conveyors (CCCII), and one resistor and one capacitor that are both grounded. The errors related to the signal processing and errors bound were investigated and presented in the paper. The PSpice simulation and experimental results are depicted, and agree well with the theoretical anticipation. The measurement results show that the scheme improves the accuracy of the detector to better than 0.04 % and wide operating frequency range from 50 Hz to 10 MHz. The maximum power consumption of the detector is approximately 5.80 mW, at ±1.2 V supply voltages.
INTRODUCTION
HE POWER (RMS) measurement device is widely used in electrical engineering for different purposes such as instrumentation devices [1] . The RMS value of the voltage or current is the effective energy transferred to a load by a periodic source. Generally, RMS power detection is more useful than peak power detection, as the former represents a consistent standard way to measure and compare dynamic signals independent of the waveform shape. Detectors intended for this purpose need to involve wide bandwidth, high input impedance, low loss, low noise, and are expected to be compact and robust in the presence of process-voltage-temperature (PVT) variations. High dynamic range and low power consumption are also desirable.
Different methods have been reported for the precision measuring of the RMS value of an AC voltage, such as sampling [2] , Monte Carlo [3] and the wavelet transform [4, 5] . The implicit RMS converter described in [6] [7] [8] [9] has been used for many years. Most of these devices are similarly comprised of two main parts: a full-wave rectifier (or absolute-value) circuit and a multiplier/divider circuit employing a log-antilog principle. High-frequency performances of these devices are limited to less than 5 MHz due to the band-width and the slow rate of the fullwave rectifier. Design techniques based on bipolar dynamic trans-linear circuits were proposed to implement true RMSto-DC converters [10, 11] . Although these schemes require only NPN transistors, their circuits are operated in only one quadrant and employ the full-wave rectifier. A new design technique for RMS-to-DC converter relies on the dual translinear-based squarer circuit proposed in [12, 13] , where the input current can be a two-quadrant current signal. Given that the full-wave rectifier is not required within this conversion scheme, the circuit exhibits a wide bandwidth, which, due to the input interference, still appears limited compared to thermal-based or diode-based detectors [14] . Presently, there is a growing interest in synthesizing the current-mode circuits because of a number of their potential advantages such as larger dynamic range, higher signal bandwidth, greater linearity, simpler circuitry and lower power consumption.
This paper presents the principles of operation, and the detailed circuit design of the new current-mode realization of the bipolar RMS detector. The proposed detector uses an implicit computation to calculate the RMS value of an input signal, similarly to the translinear principle. The fundamental building block is an analogue multiplier/divider realized with one MO-CCCDTA, the anticipated exploitation of the proposed circuit being extended up to 10 MHz, with increased linearity and precision in determining the effective value. Unlike the detector described in [15] , which was realized using the CMOS technology, the one described in this paper involves simpler and more accurate control structure. Besides that, the proposed circuit does not require a more precise bias voltage realization and complex transistor pairing, which was typical of the realizations described in [15] . Additionally, it has fewer active building blocks and allows a faster access to the required feedbackthe RMS of the input signal which is the subject of processing. In addition, the circuit involves two grounded passive components (resistor and capacitor), rendering it very suitable for the IC implementation. The PSpice simulation and experimental results are also shown, and they are in agreement with theoretical analysis.
To gain a better insight into the technique proposed here, a comparison was made between results of this work and measurement results of the formerly reported RMS-DC converters. Table 1 . summarizes this comparison by showing some important parameters of the proposed converters. The frequency responses, dynamic range of this bipolar detector, were all comparable and even superior to most diode detectors. The error in computing the effective value of the processed input voltage signal was lower than in all realizations used for comparisons, whereby the circuit of the proposed detector, which includes a wider dynamic range, is more facilitating for the realization compared to those described in [15, [24] [25] [26] 32] . Similarly, it does not require a specific compensation procedure as [27] . The detectors realized in CMOS technology offer a wider frequency range and lower power consumptions then the proposed RMS detector, but often demand narrow current or voltage range of the input signals. 
PROPOSED DETECTOR CIRCUITS
The proposed current-mode RMS detector using the MO-CCCDTA and MO-CCCIIs [33] is shown in Fig.1 . MO-CCCDTA properties are similar to conventional CDTA, except for the fact that input voltages of MO-CCCDTA are not zero and the MO-CCCDTA has finite input resistances R p and R n at the p and n input terminals, respectively. These parasitic resistances are equal and can be controlled by the bias current I P , R p = R n = V T /(2I P ) (Fig.3.) , where V T = 26 mV at 27 o C is the usual thermal voltage given by kT/q, k = Boltzmann's constant = 1.38×10 -23 J/K, T = absolute temperature (in Kelvin), and q = 1.6×10 -19 C. In [34] , confirmation is given of linear dependence of input resistances R p and R n on the bias current I p , in the range between 0.1 µA and 1000 µA, over a wide temperature range. These resistances can be independently controlledin this scenario, however, the input rate of MO-CCCDTA becomes much more complex for implementation. In addition to this, in the proposed detector circuit this rate is operated in the current mode, so that there is no special need for their controllability from the aspect of improving the convertor's performance. In the case of processing current input signals, voltage to current converter in the proposed power detector circuits is not required (MO-CCCII in Fig.1.) and the realization is consequently much simpler. Using the standard notation for the MO-CCCDTA, the circuit is characterized by the following constitutive equations ( Fig.2.a) ) [34] :
where p and n are input terminals, z and ± x are output terminals, g m is the transconductance gain, and Z z is external impedance connected at the terminal z. Based on the expressions above, the current flow out of the terminal z (i z ) is a difference between the input currents through the terminals p and n (i p −i n ). The voltage drop at the terminal z is transferred to the current at the terminal x (i x ) by a transconductance gain (g m ) of the CDTA. These currents, which are copied to a general number of output current terminals x, are equal in magnitude, but flow in opposite directions. From the point of view of i p , i n and i x , currents, the circuit operates as a current-mode amplifier. Its gain is given by the product of external impendence and internal transconductance. When the z-terminal voltage is maintained within relatively low levels, the circuit operation approaches the ideal current mode. Although there are several techniques to realize the CDTA, one of the possible bipolar realizations is shown in Fig.3 . [35] . It mainly consists of a current-differencing circuit formed by two current followers, a basic current mirror and multiple-output transconductance amplifier. In this case, the transconductance gain g m of the CDTA is directly proportional to the external bias current I B (three bias currents I B2 , I B3 and I B4 in case of the converter circuits proposed here, Fig.1.) , which can be written by:
At the circuit shown in Fig.1 . the outputs of MO-CCCII and CCCII are directly driving bias inputs of the CCCDTA, which has been also used in certain realizations based on the use of CDTA [36] [37] [38] [39] which have been confirmed thus far. This approach induces no problems in BJT operation, i.e. it does not affect their working regime due to the fact that the bias currents introduced in this manner are used to define the value of the transconductance gains. This has been confirmed by the recorded DC transfer characteristics of these realizations.
Generally, a MO-CCCII is a multiple-terminal active building block, as shown in Fig.1 . The port relations of the MO-CCCII (Fig.2.b) ) can be presented by the following equation:
The electrical symbol of the MO-CCCII is shown in Fig.2.b) , while the schematic bipolar realization is shown in Fig.4 . In this case, the input resistance R x at the terminal x can be expressed by:
where V T is the thermal voltage and I B (I B1 and I B5 in the proposed realization, Fig.1.) is the bias current of the conveyor which is tunable over several decades [40] [41] [42] . 
where R in = R x1 . The current I out is then converted to the output voltage, V out , with an implied low-pass filtering function. We can recognize that the output current-tovoltage conversion (with second CCCII) establishes a differential equation relating the current, I out , to the output voltage, V out , i.e. [43] :
A simple way to obtain this equation is to determine the transfer function relating I out to V out , and then take this back to the time domain. Equation (9) is the generic time-domain description of a low-pass filter, where the coefficient of the undifferentiated term on the LHS of the equation equals the filter cut-off frequency. Equation (8) can subsequently be combined with the above to obtain:
; 1
We may now multiply both sides of the equation by 2V out and make a simple observation incorporated into the final result: , having the same form as (9) . Therefore, the square of the output is a low-pass filtered version of the square of the input. Based on (11), we can assume that:
The equation above (convolution integral) implies that if the square root of both sides is considered, the output is the root mean square of the input voltage, where the integral is assumed to compute mean value function. The implied filtering function is given by:
The low-pass filter performs averaging of the RMS function and needs to be of a lower corner frequency than the lowest frequency of interest. For line frequency measurements, this filter is simply too large to implement on-chip, but the proposed detector requires only one capacitor on the output to implement the low-pass filter. This capacitor can be selected by the user, depending on frequency range and settling time requirements. Low-pass filtering of the square of the input sine functions with some amplitude V, frequency f, and phase shift φ, (V in (t) = Vcos(ωt+φ)), as suggested by (11), yields a time function y(t) given by:
As an example, time functions, defined by equations (12) and (14), with amplitude and frequency of an input signal of 1 V and 50 Hz, respectively, and ω 0 =100 rad/s are shown in Fig.5 . As for the RMS value and output signal ripple V out (t) (upon vanishing of the transients), both functions are equivalent. The input phase shift, such as the net phase shift, after filtering of the second harmonic, yields zero phase, thereby simplifying the form of y(t) without losing generality. R/R 1 was set to unity for simplicity reasons. (12) and (14) .
If we assume that the input signal frequency is considerably higher than the filter cut-off frequency, the approximate final output can be rather successfully estimated with just a few terms of a Taylor series. Accordingly, the DC component of the output voltage of the proposed circuit, i.e. the apparent output RMS value of the input and the associated second-harmonic component of the output voltage resulting from the rapidly decreasing magnitudes of higher harmonic terms, such as the ripple (peak-to-peak ripple of the output), is expressed as:
The equation above infers the accuracy associated with the proposed circuit for measuring the effective value of the input sine voltage signal. In case of the input signal described by the Fourier order (Appendix), the estimation defined by (15) gains in complexity, but it clearly implies that it is possible to filter and single out the effective value of the signal processed in respective way.
NON-IDEAL SYSTEM ANALYSIS
The effects of MO-CCCDTA and MO-CCCII nonidealities on the RMS detector performance are to be considered in this section. By considering the non-ideal MO-CCCII characteristics, equation (3) can be rewritten as: tracking error from y to x terminal, β p = 1-ε p and ε p (|ε p |<<1) denotes the current tracking error from x to +z terminal, while β n = 1-ε n and ε n (|ε n |<<1) stand for the current tracking error from x to −z terminal of the MO-CCCII, respectively. Given the non-idealities, currents generated from first and second CCCIIs (first and third circuits of the proposed realization in Fig.1 .) can be defined as: ; ;
In practice, the deviation from the ideal performance of the proposed RMS circuits is mainly due to the non-ideal CCCDTA characteristics, which can be divided into two categories, i.e. parasitic gain effects and parasitic impedance effects. Fig.6 . illustrates the simplified equivalent circuit represented by the behavior of the non-ideal CCCDTA. A practical CCCDTA device can be modeled as an ideal CCCDTA with finite parasitic resistances and capacitances, as well as non-ideal current transfer gains and a transconductance inaccuracy factor of the CCCDTA. Fig.6 . shows a more sophisticated circuit model to represent the non-ideal CCCDTA device, where R p , R n , R x , and R z are the terminal parasitic resistances. R p and R n are the currentcontrollable parasitic resistances, where R x and R z , as typical values of the parasitic resistances, connected to the terminals x and z, respectively, are in the range of several mega-ohms. C x and C z are the terminal parasitic capacitances from terminals x and z to the ground (the shunt output impedances (R z //C z and R x //C x ) at terminals z and x, respectively). Typically, these parasitic capacitances are in the order of several pFs. In Fig.6 ., α p represents the non-ideal current transfer gain from the p terminal to the z terminal of the CCCDTA, α n denotes the non-ideal current transfer gain from the n terminal to the z terminal of the CCCDTA, and β is the transconductance inaccuracy factor from the z terminal to the x terminal of the CCCDTA. The typical values of the non-ideal current transfer gains and the transconductance inaccuracy factor α n , α p , and β range from 0.9 to 1, with an ideal value of 1. Based on the circuit representation in Fig.6 . and the proposed RMS detector, and given the non-ideal CDTA characteristics, the application of the non-ideal equivalent circuit mode of the MO-CCCDTA to the proposed circuit results in tedious derivations yielding the following modified characteristic equation: The modified output current for the proposed RMS detector can be rewritten as: 
where:
The expressions above infer that the deviations in the transfer current gains are mainly due to the parasitic gains of the CDTAs. In order to improve the discrepancy to theoretical response, a high-performance CDTA with minor parasitic effects need to be employed. However, easy compensation for these deviations is possible by adjusting the values of I B1 and I B5 , respectively.
The DC component of the output signal (following the elimination of oscillations in the proposed circuit's response) has an inclination towards the following value: with no major divergences from V/√2. Three parameters have a dominant impact on the calculated RMS value of the input voltage signal (based on (21)); R, R x1 and R x2 . If their yields were to be taken into consideration, the calculation error order would be 3.8 % (for an input sinus signal having an amplitude of 1V i frequency of 50 Hz). If the yields of these parameters were to be supplemented by yields 1 α and 1 p β , the yields of all other parameters can be neglected.
However, a proper evaluation of the possible error will be obtained only after conducting simulation checks from Section 4 of this paper, in order to be able to assess the measuring uncertainty of the proposed RMS detector.
The output voltage of the proposed RMS detector is defined as:
Given the non-ideal characteristics of MO-CCCDTA and CCCIIs, the implied filtering function implies that:
Equation (25) suggests that the filtering function, represented by the integral operators, equation (12) , has different characteristics compared to the ideal situation, equation (13) , especially in the operators' behavior at higher frequencies. For signals whose fundamental frequency is approximately five times the cutoff frequency of the output current to voltage converter, a much better average accuracy than 1 % will be achieved.
MEASUREMENT ERROR AND UNCERTAINTY ANALYSIS
Equation (26) provides the definition of processingmeasurement error e as the difference between RMS value of the output signal V out (t) and RMS value of the input signal V in (t), V/sqrt (2) expressed in percentages as:
The square value of the output signal V out (t) is determined by (12) (after transients in V out (t) disappear). The exact value of RMS of the output signal is sqrt(R/R 1 )⋅V/sqrt (2). Hence, when R 1 = R, the measurement error e is zero, as well as the measurement uncertainty. Naturally, a certain amount of dispersion for values of R 1 and R around their nominal values needs to be allowed. Consequently, neither error nor measurement uncertainty equals zero. A way to express the error is to consider the values of R 1 and R as random quantities characterized by their PDFs (Probability Density Function). Therefore, the interval, having 2ε width, around the nominal value R 0 of the resistance R, R = R 0 (1±ε) needs to be defined and associated with a certain distribution, e.g., uniform distribution. Current value of R is drawn out randomly from interval of possible values. The same is needed in R 1 . Each pair of random values for R and R 1 defines the particular error. Considerable drawing is required in order to fully understand the error characteristic.
Example 1. The probability distribution of an error can be experimentally obtained through the following steps: putting R = R 0 (1±0.05) and R 1 = R 10 (1±0.05) (up to 5 % deviation from their nominal values), assuming the uniform distribution in intervals for both R 1 and R, taking R 10 = R 0 , repeating the experiment n times (the results shown in Fig.7 . is for n = 10 6 ), and successively calculating the error (Fig.7.) .
Conclusion: For RMS measurement of an input signal by the proposed electronic circuits, where R 10 = R 0 , the measurement error is e≈0.0 % (mean value of error samples), associated with standard uncertainty of u(e)≈2.0 % (standard deviation of error samples).
Based on [44] , the extended uncertainty of RMS measurement is standard uncertainty multiplied by proper coverage factor k.
Common choice for factor k is to provide that the interval (e±U) = e±ku(e) corresponds to a particular level of confidence, e.g., 95 %, assuming Normal distribution, k≈2, and the extended measurement uncertainty U≈4.0 %. However, Fig.7 . clearly shows that the error distribution is triangular, not Normal, which implies that the coverage factor k should be 1.9 and the extended measurement uncertainty U≈3.9 %. Practically, all the applied methods give the same value of extended measurement uncertainty.
The identical method can be applied in non-ideal systems, the difference being in a more complex mathematical model which involves a lot of parameters, some of them being parasitic. The model was presented in the previous chapter.
Example 2. The method of estimating measurementprocessing error and corresponding uncertainty is presented when the input signal is V in (t) = Vsin(2π50t), and the parameters characterizing electronic circuits are as follows: R = R x1 = R x2 = 10(1±0.05) kΩ; C = C z = C 1x = C 2x = 1(1±0.05) µF; R z = R 1x = R 2x = 1(1±0.05) MΩ; α 1 = α 2 = α p = β = β p1 = β p2 = β n1 = 0.95 to 1. Each parameter is given as an interval of values, whereby the probability for any value in interval is assumed to be equal.
The samples of parameter values were chosen randomly from specified intervals and were mutually independent. A numerical experiment was performed n times (n = 10 5 ). Experimenting with different values of n can be suggested as suitable for statistical stability of result, given that uncertainties should be expressed with no more than two significant digits. The typical result of numerical experiment is given in Fig.8 .
Measurement error e is calculated as mean value of error samples, e≈-4.1 %, and standard uncertainty u(e)≈4.0 %, as standard deviation of error samples [44] . Expanded uncertainty, for coverage factor k = 2, is U≈2x4.0≈8.0 %.
The Monte Carlo approach [45] gives the lower and upper limits of interval which contains 95 % of error samples, i.e. 11.7 % and 3.9 %, respectively, which results in approximately 7.8 % uncertainty. The mean value of error samples, e≈-4.1 %, indicates that the measuring system produces major systematic error of measurement, which can be anticipated, because although the parameter intervals are assumed to be fully arbitrary, its particular values affect the results to a certain extent. A natural solution to this problem is calibration. Assuming stability of parameters during time, introducing the correction in, for example, resistance R, the systematic error can be entirely eliminated. Experimenting with different nominal values of R 0 revealed that the correction of 886 Ω, added to value of 10 kΩ of R 0 , completely removes the systematic error. It is also convenient as, regardless of complexity of all parameter influences, only one correction appears to be sufficient.
Another experiment with the resistance R in interval of R = 10.886(1±0.05) kΩ results in e = 0.0 %, associated with measurement uncertainty of 8.4 %. A slight increase in uncertainty opens up a new question: how does the combined uncertainty depend on parameter uncertainties?
There are a few methods that can be used in solving the problem. One of them is based on the analysis of uncertainty in table form, called budget of uncertainty, shown in Table 2 . In the first column, the parameters (their symbols) affecting the measurement error and uncertainty are enumerated.
Column two presents their nominal values. It was found by numerical experiments that for these parameter values, the error is very close to zero.
Column three shows standard uncertainties joined to the parameters, e.g., it was assumed that the resistance R may yield values from the interval 10.886(1±0.05) kΩ. The width of this interval is approximately 1089 Ω. Assuming the equal probability for any value from the interval (uniform probability distribution), standard uncertainty attached to R equals u (R)≈1089/(2sqrt(3) )Ω≈314 Ω. The same procedure was applied for all the parameters' standard uncertainties.
Column four shows that the uniform probability distribution is joined to all the parameters.
Column five provides the sensivity coefficients, showing how standard uncertainties, related to the parameters, affect the combined measurement uncertainty.
Column six gives the contributions to the combined measurement uncertainty, as the result of uncertainties of particular parameters.
The entries are calculated as products of absolute values in columns 3 and 4, helping to realize concequences of uncertainties of any parameter, which accounts for the application of uncertainty budget. It is obvious that great many parameters do not contribute to the combined uncertainty. Practically, owing to parameters R, R x1 , and R x2 , only three uncertainties are significant (marked by ** in column 7). If all the uncertainties are neglected, except for the three above, the combined measurement uncertainty will be 8.0 %, instead of 8.4 %. This is entirely in agreement with the estimate made in Section 3 of this paper.
Considering the contributions resulting from the uncertainties of α 1 , α 2 , α p , β, β p1 , β p2 , and β n1 , (marked by * in column 7), it appears that the entire amount of combined measurement uncertainty is reached. Finally, the combined standard uncertainty (with k = 1) was calculated as square root of sum of the sqares of values in column six, and the expanded uncertainty (with k = 2) was the doubled value of combined standard uncertainty.
Conclusion: the capability to measure RMS of input signal in the proposed electronic device can be characterized by extended measurement uncertainty of approximately 8.5 %. It is assumed that proper calibration is needed so as to remove any systematic error.
SIMULATION AND EXPERIMENTAL RESULTS
To confirm the given theoretical analysis, the proposed current-mode bipolar RMS circuit in Fig.1 . was simulated with the PSpice program. The CCCDTA and CCCIIs were realized by the schematic bipolar implementations given in Fig.3. and Fig.4 ., with the transistor model parameters of PR200N (PNP) and NP200N (NPN) of the bipolar arrays ALA400 from AT&T [46] . The supply voltages and the values of the bias currents were +V = −V = 1.2 V and I B1 = I B5 = 100 µA, I P = 300 µA, respectively, the input voltage being within the range of 0-500 mV. Fig.9 . shows the wave form of the signal at the output of the circuit shown in Fig.1. (voltage V out (t) ), whereby the total power dissipation was 5.80 mW. Low power consumption of the proposed circuits results from applying low-voltage current mode and transconductance mode integrated circuits, with the use of bipolar transistor technique. Applying the current mode signal processing to solve the issues above is the right approach to the problem.
However, similar and sometimes lower power consumption can be achieved using CMOS technology instead of the bipolar one. The output ripple is always considerably greater than the DC error; therefore filtering out the ripple can substantially reduce the peak error without long settling time penalty of simply increasing the averaging capacitor. The rippling of the output voltage generated in this manner is lower than in detector [15, 47] , followed by the shorter feedback as well. Linearity may seem like an odd property for a device that implements a function that includes two very nonlinear processes: squaring and square rooting. However, an RMSto-DC converter has a transfer function, RMS volts in to DC volts out, that should ideally have a 1:1 transfer function. To the extent that the input to output transfer function does not lie on a straight line, the part is nonlinear. Fig.10.a) shows the DC transfer function nearing zero in the proposed circuit, while Fig.10.b) demonstrates the AC linearity of the RMS detector. The proposed detector circuit involves higher linearity compared to the ones described in [15, 16, 47] . A common method to describe dynamic signal wave shapes is Crest Factor. It is the ratio of the peak value relative to the RMS value of a waveform. For example, a signal with a crest factor 4 has a peak four times its RMS value. The proposed circuit performs very well with crest factor 4 or less, and responds with reduced accuracy to signals with higher crest factors (Fig.11.) . High performance with crest factors lower than 4 can be directly attributed to the high linearity throughout the proposed solution. 
Experimental results
To validate practical operation of the proposed RMS to DC converter, the converter was constructed by employing commercial ICs. As the R p and R n do not affect the output signal, they can be ignored. For this reason, the MO-CCCDTA can be implemented by using AD844 and LM13600, as displayed in Fig.12 . [35] . The current differencing circuit and OTAs inside the MO-CCCDTA can be realized by using two AD844s and LM13600Ns, respectively. The CCCIIs can be constructed experimentally using AD844-type current conveyor (CCII+) IC of analogue devices [48] . To implement a CCII-, two CCII+ are used as proposed in [49] . External resistors of 1 kΩ are used instead of the intrinsic resistances, R x1 and R x2 . The test input signals were generated by using acquisition card NI ELVIS/PCI-6251 Bundle (National Instruments). Power consumption of the tested circuit in Fig.12 . was 4.36 mW, while the whole experimental setup posed total power dissipation of 9.60 mW. This is much bigger than for simulated circuits, which is also understandable considering the fact that discreet components were used in experiment setup. Fig.13 . shows the results of processing performed with the proposed converter with calibrated signals of different amplitude, frequency and waveform shape (single sine-tone, square and triangle signals), having a high crest factor (CF). For these input signals, in the described experimental setup, we used discrete resistors of 1 % tolerance, and a polystyrene capacitor (e.g., for input signal of 5 MHz frequency we use the resistor of R = 220 Ω and capacitor of C = 0.5 µF). Fig.13 . shows evaluation of measured data performed by comparing the simulation results (term exp. indicates experimental results, while sim. indicates simulation results). The obtained results are considerably better than the ones obtained with RMS detectors described in [15, 17, 18] . During the experimental tests conducted in this manner, parallel measurements of RMS voltage were conducted using a highly precise multi-meter Fluke 5790A [50] (with reference with a metrology-grade meter), for the purpose of evaluating the possibilities to use the proposed circuits in real environment. Fig.9 . shows the results of pure sinusoid signals. However, as an RMS detector, the circuit should have consistent response in signals with equal powers but various waveform shapes. Thus, as in the case of simulation checks, the experimental setup responded to the single-tone sinusoid, two-tone signals, square-waves (duty cycle = 50 %) and triangle waves given in Fig.14. All the used signals were at 1 MHz. The relative errors were lower than 0.04 % for P in ≤-20 dBm. In this manner, we can evaluate the measured data by comparing the simulation results. The presented results suggest a very good agreement between the simulated and experimental results. Given that the dynamic range has nonlinearity level lower than 1dB, the dynamic range of the circuit proposed in this paper is around 36 dB.
The difference between the experimental and theoretical results may be due to the deviation of the design parameters, such as the R, C, and input impendence of the ICs used in the circuit, from the experimental values (due to the parasitic impedance effects of the AD844 elements).
The results above yield conclusion that the simulated and experimental results are in agreement with the theoretical analysis. Also, by changing the value of the external resistor used instead of R x2 , we tested the tunability of the proposed RMS converter.
Based on the performances obtained, the proposed converter can be used for precise measurements of RMS value of AC signals in instrumentation, automatic gain control systems and analogue spectrum analyzers.
CONCLUSION
This paper reports on a new electronically controllable bipolar power converter. The proposed circuit employs two CCCIIs, one MO-CCCDTA and two grounded passive elements, which is advantageous from the integration standpoint. The proposed circuit ensures high precision, wide bandwidth and high accuracy. The results obtained by PSpice simulation imply that the maximum power consumption of the proposed converter is approximately 5.80 mW at ±1.2 V supply voltages, respectively. The simulation and experimental results described are in agreement with theoretical expectations. The proposed circuit provides accurate RMS measurements over a frequency range of 50 Hz to 10 MHz, as well as for input voltage signals up to 500 mV. The real limit of precision (0.04 %) was obtained experimentally in laboratory environment. Appendices, if needed, must appear before the acknowledgement.
